JPH0739243Y2 - リードフレーム - Google Patents

リードフレーム

Info

Publication number
JPH0739243Y2
JPH0739243Y2 JP1987079211U JP7921187U JPH0739243Y2 JP H0739243 Y2 JPH0739243 Y2 JP H0739243Y2 JP 1987079211 U JP1987079211 U JP 1987079211U JP 7921187 U JP7921187 U JP 7921187U JP H0739243 Y2 JPH0739243 Y2 JP H0739243Y2
Authority
JP
Japan
Prior art keywords
lead frame
lead
inner lead
group inner
wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1987079211U
Other languages
English (en)
Japanese (ja)
Other versions
JPS63187352U (en]
Inventor
新一 堀江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Citizen Watch Co Ltd
Original Assignee
Citizen Watch Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Citizen Watch Co Ltd filed Critical Citizen Watch Co Ltd
Priority to JP1987079211U priority Critical patent/JPH0739243Y2/ja
Publication of JPS63187352U publication Critical patent/JPS63187352U/ja
Application granted granted Critical
Publication of JPH0739243Y2 publication Critical patent/JPH0739243Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/49105—Connecting at different heights
    • H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP1987079211U 1987-05-26 1987-05-26 リードフレーム Expired - Lifetime JPH0739243Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987079211U JPH0739243Y2 (ja) 1987-05-26 1987-05-26 リードフレーム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987079211U JPH0739243Y2 (ja) 1987-05-26 1987-05-26 リードフレーム

Publications (2)

Publication Number Publication Date
JPS63187352U JPS63187352U (en]) 1988-11-30
JPH0739243Y2 true JPH0739243Y2 (ja) 1995-09-06

Family

ID=30928861

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987079211U Expired - Lifetime JPH0739243Y2 (ja) 1987-05-26 1987-05-26 リードフレーム

Country Status (1)

Country Link
JP (1) JPH0739243Y2 (en])

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007015435A1 (ja) * 2005-08-01 2007-02-08 Matsushita Electric Industrial Co., Ltd. 半導体装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3766852A (en) * 1972-05-15 1973-10-23 Gen Electric Rebound motion controlling apparatus
JPS5019404U (en]) * 1973-06-15 1975-03-05
JPS5198963A (en]) * 1975-02-26 1976-08-31

Also Published As

Publication number Publication date
JPS63187352U (en]) 1988-11-30

Similar Documents

Publication Publication Date Title
US6861760B2 (en) Semiconductor device with stacked-semiconductor chips and support plate
JP2814233B2 (ja) チップサイズ半導体パッケージの製造方法およびそれに用いるリードフレーム
US8256660B2 (en) Semiconductor package system with fine pitch lead fingers and method of manufacturing thereof
JP4095827B2 (ja) 半導体装置
JP2000188366A (ja) 半導体装置
JPH02502323A (ja) 集積回路用支持組立体
JPH04280462A (ja) リードフレームおよびこのリードフレームを使用した半導体装置
US4951120A (en) Lead frame and semiconductor device using the same
JP2005142554A (ja) リードフレーム及びこれを適用した半導体パッケージの製造方法
US20060049523A1 (en) Wire-bonding method for connecting wire-bond pads and chip and the structure formed thereby
JPH0739243Y2 (ja) リードフレーム
JP3144383B2 (ja) 半導体装置
JP3290869B2 (ja) 半導体装置
JPH0783035B2 (ja) 半導体装置
JPH10270623A (ja) ボールグリッドアレイ用リードフレームおよびこれを用いた半導体装置、並びにその製造方法
JPS6242552A (ja) 半導体装置
JP2969301B2 (ja) 半導体装置
JP2000223611A (ja) Ｂｇａ用リードフレーム
JPH0645497A (ja) 半導体装置およびその製造方法
JPH06275771A (ja) 半導体装置およびその半導体装置に組み込まれる半導体チップ
JPH02211643A (ja) 半導体装置
JPH0834282B2 (ja) 半導体装置用リードフレーム
JP2536439B2 (ja) 半導体装置用リ―ドフレ―ム及びこれを用いた樹脂封止型半導体装置
JPH05243464A (ja) リードフレーム及びこれを用いた樹脂封止型半導体装置
JPH05326587A (ja) 樹脂封止型半導体装置の樹脂封止方法及びその装置